An automatic sign detection system could bo important in enhancing t r a c safety. Such a system would have to be able to provide high spced processing in its real-time environment.
Introduction
Recognizing traffic signs automatically would probably be important for tr&c safety in thc future. It would inform drivers about signs they did not noticc before passing them. Specifically speed limit sign recognition -studied in this paper, could inform drivers about the prescnt speed limit as well as giving an alert if a car is driven faster than allowcd. In the future, autonomous vehicles would probably have to he controlled by automatic road sign recognition. D o tection systems would have to provide real-time processing of images collccted in a fast moving vehicle. At the same time, such a system should have a. reasonable cost to be of interest in average cars. Thns, it is not possiblc to apply expensive processor-based architcctures. In this paper, wc introduce reconfigurable logic (by Field Programmablc Gate Array -FPGA) processing for the most computational demanding parts of ow specd limit sign recognition system.
Recognizing road images have been studied for a long time. Thc first known attcmpt for making a real-time systcm was by Akatsuka and Imai [l]. Many techniques have bcen proposed since then.
The standard technique for dctecting and recognizing road signs consists of three steps [5] . First, color segmentation or color thresholding is applied to emphasize possible signs in an image. Thus, restricting the search arca in the image. Second, template matching is applied for shape detection. Thud, sperXc signs are detected using template matching or neural networks.
This paper concerns detection of speed limit signs specifically. We have found very little work on speed limit sign classification. There exist a system bascd on Global Position System (GPS) and digital road maps with specd limits included [lo] . However, such a system depend on much external infrastructurc. Further, problems like lack of updated speed limits on road maps question the reliability of such a systcm.
Regarding hardwarc implementation, there is little work on reconfigurable logic applied to intelligent transportation systems. Most systems are based on software only. In the case the real-time aspect has been addresscd, it has been by parallel processing systems with proccssors or Application Specific Intcgrated Circuits (ASICs) [2] .
There are some work conducted ,on reconfigurable logic applied to image processing in general. In [6] , an architecture consisting of parallcl processing elcmcnts is proposed. A pixel processor for object detection a p plications is introduced in [7] . Substantially faster (8 to 800 times fastcr) image proccssing in FPGA than on a P C is documented in 131. Convolution operation implcmented in FPGA to be applied for real-time image processing is given in [4] . It has also been proposed to evolve image filters in reconfigurable logic [8] .
Earlicr we have proposcd algorithms for speed limited sign detection [9] . It has later been optimiacd for both better pcrformance and speed [ll] . In this paper we will introduce an efficient implementation in reconfigurable logic of one of the most computational demanding parts of our system. Further, we will show how this improves the speed to make real-time processing possible.
The next section introduces our earlier work on the detecting of Norwegian spced limit signs. This is followed by an outline of thc proposed FPGA implementation in Section 3 and results from the implementation in Section 4, respectivcly. Finally, Scction 5 concludes the paper. 
Image Filtering
In this part, a specialized robust color filter is a p plied on the image to mark the red circle surrounding thc spccd limit numbers. It consist of two main parts.
The first part -called Imagc filtering RWB (Red White Black), extracts thc thrce colors red, white and black.
The second part -called Rcd Reduction, reduces the number of red pixels in thc imagc to minimize succeeding tcmplatc matching processing. The detection algrithm has to use a broad definition ofrcd and white colors since various intensities and saturations can occur in real images (dcpcnding on weather, day/night-light, etc.). On the other hand, only rcd color on traffic signs should be detectcd to minimizc the number of starting points for the following template matching algorithm. Thus, dctcction of rcd color outside a traffic sign (likc on buildings, cars, etc.) should be minimizcd. The RGB color model was found useful for detection. RGB is also appropriate for hardware implementation since this will be the output from thc camera. Converting into e.g. thc HSV model would be computational expensivc. The colors are defined (by experiments) as follows in the Image filtering RWB:
A pixel is WHITE iE (R>108) AND (G>108) AND (B>108) . A pixel is BLACK if (R<122) AND (G<122) AND (B<122) RED, WHITE and BLACK are symbo& names that will be used below. As one can sce, thc definition of the basic colors is broad to assnre robustness. WHITE and BLACK are used mainly in different parts of the algorithm. Thus, there is a valuc overlap (108 to 122) betwcen BLACK and WHITE. Good sclectivity is achieved by combining these colors during pixcl classification. The output from filtering the image in Fig. 1 is given in Fig. 2 This results in the same recognition performance but less time is needcd. The following filtering algorithm is applied to reduce the numbcr of red pixels in Red Reduction: 1. Find all 2x2 WHITE squares in the image (since there are white pixcls inside the red circle on the sign).
2. Find (recursively) all RED ncighbors of the located WHITE squares.
3. Apply template matching (described in thc ncxt section) to thc RED pixels found.
This algorithm effectively limits the number of red pixels in the imagc to bc further processed.
Locating Sign by Template Matching
We locate signs in the image by scarching for the red circle surrounding the numbers. The search is based on template matching. One reason for this is that template matching can be very effectively implemented in hardware. To limit the computation timc, we have found that six tcmplatcs are sufficient. This was bascd on analyzing sign sizcs in images taken from a vehicle. The templates are of sizc 32x32, 38x38, 46x46, 52x52, 62x62 and 78x78 pixek and arc used to detect thc position of a speed limit sign. Thc templates are shown in Fig. 3 . We need a very high reliability of the system and small templates tcnd to produces incorrect classification of the numbers. The template matching algorithm is described in more detail in [Ill. In addition to locating the sign, thc algorithm tries to reject objccts that are not signs and signs that are not speed limit signs. That is, to improve recognition at the same time as reducing the computation time. 
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This is conductcd as follows:
1. Clean the space defined by the best template (remove RED and surrounding colors), but keep the numbers.
2. Find boundaries of numbers (width and height). 3. Work only with the first number (the second is always zcro). 4. Creatc a 7 (rows) x 5 (columns) bit array of the given number (down-scaling)! Set each bit of the array to 1 if there is more BLACK than WHITE pixels, else set thc bit to 0.
5.
Classify the bit array using a classifier system. To classify the number given by the 7 x 5 bit array, we have got a high detection rate both with a fccd-forward neural network trained by the backpropagation algorithm [11] as well as classification by evolvablc hardware [12]. The experimcnts have so far been based on single images. Thus, future work would consist of implementing a real-time prototype system. This would be required to be able to verify the system in a real cnvironmcnt.
Timing
The optimized algorithm performing the steps. described in the prcvious sections require a total pr+ cessing time of 130 ms per image. This corresponds to approximatcly 8 images per second. This is measured on a PC with a 1.4 GHz Athlon AMD processor (512Mbytc RAM). Such a fast/expensive processor could not be expected in a embcdded detection system for a normal car. The processing time for each of the three steps of processing is as given in Tablc I. The most computational damanding part is thc image filtering. Filtering into RED, BLACK and WHITE colors consists of operations that can be conducted in parallel. In the next scction, an implementation of these operations in reconfigurable logic will be presented. We havc not yet considered implementing the Red Reduction is hardwarc. This will require both a complex architccture as well as being difficult to parallelize in the FPGA. Wc have been careful in developing our succeeding software algorithms in such a way that thcy only d o pend on the RED, WHITE and BLACK bit-level information for each pixel. Thus, only the output of thc image filtering system ~ consisting of three bits for each pixel, would be needed. Therefore, the original image is only needed as input to the filtering hardware and not by the following software system.
Image Filtering i n Reconfigurable Logic
Having identified that image filtering is one of the computational demanding parts of the algorithm, wc will in this scction propose an architecture for image filtering in reconfigurable logic. A top-level view of the system is given in Fig. 4 . The image captured by a camera is first stored in a RAM where each pixel is reprcscnted with 8 bit resolution for each of the three colors (red, grcen and blue). After imagefiltering in the FPGA, each pixel is represented with three bits -onc bit for each of the colors red, white and black, respectively. Thus, thc data bus to the RAM uscd to store the FPGA output needs to be only 3 bit wide. The rest of the processing will be conducted by an embedded processor (not yet implo mented). This systcm provides pipelined proccssing between the FPGA and the processor. Thus, our goal is to obtain less timc being used in the FPGA than in the proccssor for each image. The details of the implementation arc included in Fig. 5 . Image filtering for each pixel is undertakcn in a fully parallcl architecturc. As described in Section 2, the thresholds for each of the colors to be filtered should be adjustcd if the average brightness in the image is too bright or too dark. This is implemented by using the computcd average pixel brightness in the prevaow image. Since images are captured in rapid sequence there is not a major brightness difference bctween two im- 
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for the whole imagc. To avoid a largc division unit, the division of thc accumulated sum by the number of pixels in the image is undertakcn cxtcrnally. Thus, we have included a connection bctwccn the processor and the FPGA in Fig. 4 . The division is not a very computational dcmanding task since it is undertaken only once for each image.
The RAM control unit is the intcrfacc to thc cxtcrnal RAMS and includes a finite state machine to gcncratc appropriate wait states and control signals. We expect that both the input RAM and the output RAM can bc controlled by a common addrcss counter. The system is designed to proccss images of size 640 x 480. That is, each image consists of 307,200 pixcls. This results in an address bus with 19 bits. Thc RAM is cxpccted to have an access time of 8 ns. The RAM on cach side of the FPGA would he of a size much larger than thc image and separate parts in each of these RAMS can be uscd for writing and reading, respectively. However, to provide fast access without bus conflicts, two RAMS could bc ncedcd at both the input as well as the output side of the FPGA.
The thresholds for each-of the three colors (red, white and black) are computed as explained in Section 2. The opcration of the multiplexer is givcn in Table 11 . This outputs the value the thresholds are to he adjusted with. If the image is too light, the value will he added to thrcsholds. If the image is too dark on the other hand, the value is subtracted from the thresholds. Each of the thick lines containing one pixel color in the figore consists of 8 bits. All registersJcounters in the design is controlled by a synchronous clock signal (not shown). Thc dcsign is synthcsizcd for Vitex I1 PRO (XC2VP7-FG456-7). So far, only the rcconfigurahlc logic is in usc. Howcver, wc plan to continue the work to have the software running on the Power PC processor on the FPGA.
Results
This section reports about the cxperimental work undertaken. The synthcsis (placcand-routc) resulted in a minimum clock period of 7.5 11s (maximum fre qucncy of 133 MHz). Only 3% of the CLBs in the device were used. Without using intcrlcavcd RAM, we need 6 clock cycles for each read/write (undertaken in parallcl). This rcsults in 13.8 ms for filtering (Image filtcring RWB) one complete imagc. This is a 72% r c duction of time ncedcd for this operation. Adding the software part, thc full filtering operation requires now 94 111s. As mentioned in Scction 3 howcvcr, the system . offers pipelining bctwccn thc FPGA and the proccssor. Thus, the processor is now the bottleneck of this pipeline and the time needed for each image is 80 ms.
This results in the system being able to proccss 12.5 imagcs per sccond rathcr than only 8.
Only a small part of the logic in the device is used to store the present system and the future work consist of converting other parts on the systcm into hardware. This will bc highly ncedcd since the software will be running much slower (300 MHz) on the cmhedded prccessor in the FPGA compared to on a PC. Further, by having the software running on thc built-in systcm, it will provide a Systcm-On-Chip for imagc rccognition.
Conclusions
The paper has prescnted a novel mapping of image filtering into reconlignrahle logic as a part of a spced limit detection system. By this approach, we are able to obtain a larger number of images processed per sccond. By implementing the most computational' part in hardware, we have complctcly climinatcd the timc needed for this part in the proposed pipelmed system. The work is focused on reducing computation time at the same time as getting high recognition performance. Thus, the hardware implemcntation is equivalent to software regarding thc quality of the filtering opcration.
